

FAST Browser - L5: (4) 3 and first... | US 6563743 | Tag: S | Doc: 4/4 | "Full" 1/57 (Total images 57)

File Edit View Tools Window Help

US 6563743 B2 | Tag: S | Doc: 4/1

	Document ID	Kind Codes	Source	Issue Date	Pa
1	US 20030117842		US-PGPU	20030626	59
2	US 20020093032		US-PGPU	20020718	59
3	US 6680867 B2		USPAT	20040120	55
4	US 6563743 B2		USPAT	20030513	57

US 6563743 B2 | Tag: S | Doc: 4/4 | "Full" 1/57 (Total images 57)

US 6563743 B2

(1) United States Patent
Hanzawa et al.

(1) Patent No.: US 6,563,743 B2
(1) Date of Patent: May 13, 2003

(1) SEMICONDUCTOR DEVICE HAVING
DUMY CELLS AND SEMICONDUCTOR
DEVICE HAVING DUMY CELLS FOR
REDAUNDANCY

(2) Inventors: Henry Hanzawa, Shobhit (P)
Dharmendra Kishore, Hanz (P)

(3) Assignee: Elmetek, Ltd., Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(d) by 0 days.

(2) Appl. No.: 09/233,044

(2) Filed: Aug. 21, 2002

(3) Prior Publication Data
US 2002/0093032 A1 Mar. 14, 2002

(2) Foreign Application Priority Data
Int. No. 01/300 (JP) 2000-040404

(2) Int. Cl. G11C 1/00

(2) U.S. Cl. 365/200.01; 365/200.02; 365/200.03

(2) Field of Search 365/200.01, 365/200.02, 365/200.03, 365/200.04, 365/200.05, 365/200.06, 365/200.07, 365/200.08, 365/200.09, 365/200.10, 365/200.11, 365/200.12, 365/200.13, 365/200.14, 365/200.15, 365/200.16, 365/200.17, 365/200.18, 365/200.19, 365/200.20, 365/200.21, 365/200.22, 365/200.23, 365/200.24, 365/200.25, 365/200.26, 365/200.27, 365/200.28, 365/200.29, 365/200.30, 365/200.31, 365/200.32, 365/200.33, 365/200.34, 365/200.35, 365/200.36, 365/200.37, 365/200.38, 365/200.39, 365/200.40, 365/200.41, 365/200.42, 365/200.43, 365/200.44, 365/200.45, 365/200.46, 365/200.47, 365/200.48, 365/200.49, 365/200.50, 365/200.51, 365/200.52, 365/200.53, 365/200.54, 365/200.55, 365/200.56, 365/200.57, 365/200.58, 365/200.59, 365/200.60, 365/200.61, 365/200.62, 365/200.63, 365/200.64, 365/200.65, 365/200.66, 365/200.67, 365/200.68, 365/200.69, 365/200.70, 365/200.71, 365/200.72, 365/200.73, 365/200.74, 365/200.75, 365/200.76, 365/200.77, 365/200.78, 365/200.79, 365/200.80, 365/200.81, 365/200.82, 365/200.83, 365/200.84, 365/200.85, 365/200.86, 365/200.87, 365/200.88, 365/200.89, 365/200.90, 365/200.91, 365/200.92, 365/200.93, 365/200.94, 365/200.95, 365/200.96, 365/200.97, 365/200.98, 365/200.99, 365/200.100

(2) Other Publications
R. Schenkel et al. "A 100-MHz and 100-MHz Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell", IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 6, 2000, pp. 128-131.

(2) Primary Examiner—David N. Kozlov
Assistant Examiner—Thong Le
(2) Attorney, Agent, or Firm—Mitsubishi, Hanzawa & Hanzawa, PC

(7) ABSTRACT
A dummy cell includes a plurality of first dummy cells MC for storing "1" or "0", arranged at points of intersection between a plurality of word lines WL0 to WL7 and a plurality of first data lines DL0 to DL7, a plurality of first dummy cells MC0 for storing "1" or "0", arranged at points of intersection between the word lines WL0 to WL7 and a second dummy data line, and a plurality of second dummy cells MC1 for storing "0", arranged at points of intersection between the word lines WL0 to WL7 and a second dummy data line DL1.

22 Claims, 29 Drawing Sheets

